System and method for eliminating pulse width variations in digital delay lines
US6339354B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Apr 3, 2000 |
| Grant date | Jan 15, 2002 |
| Priority date | — |
| Expiry date | Apr 3, 2020 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K2005/00039
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A method, and associated apparatus, for eliminating pulse width variations in digital delay lines. The method includes partitioning the delay line into two substantially identical blocks of delay inverters and inserting a first inverter between the two blocks and a second substantially identical inverter at the output of the second block. The requirement for matching device characteristics at the individual delay inverter level is eliminated, and the parasitic loading of the inverter between the blocks and the inverter on the output of the second block is the same. Since the rising edge input to the first block becomes a falling edge input to the second block as it propagates through the delay line, the rising and falling input edges will encounter an identical set of transitions as they propagate through the two blocks.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.