Method and system for extraction of parasitic interconnect impedance including inductance
US6381730B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 9, 1999 |
| Grant date | Apr 30, 2002 |
| Priority date | — |
| Expiry date | Jul 9, 2019 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/367
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A novel parasitic extraction system includes an interconnect primitive library that has a parameterized inductance function for at least one conducting layer of the integrated circuit. A parasitic extractor analyzes structures within a selected distance of a selected conductor within the integrated circuit and determines parasitic inductance values for the selected conductor using the parameterized inductance function of the interconnect primitive library. Using this parasitic extraction system, parasitic impedances, including inductance, may be extracted for an integrated circuit layout, thus allowing more accurate modeling and timing analysis of the integrated circuit layout to be obtained.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.