Double prefix overrides to provide 16-bit operand size in a 32/64 operating mode
US6560694B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 14, 2000 |
| Grant date | May 6, 2003 |
| Priority date | — |
| Expiry date | Jan 14, 2020 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/342
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A processor supports an operating mode in which the default address size is greater than 32 bits and the default operand size is 32 bits. The default address size may be nominally indicated as 64 bits, although various embodiments of the processor may implement any address size which exceeds 32 bits, up to and including 64 bits, in the operating mode. The operating mode may be established by placing an enable indication in a control register into an enabled state and by setting a first operating mode indication and a second operating mode indication in a segment descriptor to predefined states. Additionally, a first instruction prefix may be coded into an instruction to override the default operand size to a first non-default operand size (e.g. 64 bits). Furthermore, a second instruction prefix may be coded into an instruction in addition to the first instruction prefix to override the default operand size to a second non-default operand size (e.g. 16 bits). Thus operand sizes of 64, 32, and 16 bits may be used when desired.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.