Method for manufacturing a high voltage MOSFET semiconductor device with enhanced charge controllability
US6773997B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 31, 2001 |
| Grant date | Aug 10, 2004 |
| Priority date | — |
| Expiry date | Jul 31, 2021 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D64/516
Abstract
A high voltage MOSFET device (100) has an nwell region (113) with a p-top layer (108) of opposite conductivity formed to enhance device characteristics. The p-top layer is implanted through a thin gate oxide, and is being diffused into the silicon later in the process using the source/drain anneal process. There is no field oxide grown on the top of the extended drain region, except two islands of field oxide close to the source and drain diffusion regions. This eliminates any possibility of p-top to be consumed by the field oxide, and allows to have a shallow p-top with very controlled and predictable p-top for achieving low on-resistance with maintaining desired breakdown voltage.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.