Method of and system for analyzing cells of a memory device
US7003432B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 30, 2003 |
| Grant date | Feb 21, 2006 |
| Priority date | — |
| Expiry date | Mar 23, 2024 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C2029/5604
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method of analyzing cells of a memory device is disclosed. Generally, a plurality of fail signatures is generated, wherein each fail signature is associated with a type of failure. Voltages according to a plurality of test patterns are applied to nodes of a cell of the memory device. Fail data of the cell for the plurality of patterns is then analyzed, and a fail signature of the cell is determined. A type of failure of the cell based upon the plurality of fail signatures is then determined. A system for analyzing cells of a memory device is also disclosed. The system generally includes a plurality of probes applying different voltages to a cell of the memory device. A control circuit varies the voltages applied to the cell, and compares the failures of the cell as the test voltage applied to the cell is varied to an artificial bit map. Finally, an output device generates an output indicating a type of failure of the cell.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.