Lowered PU power usage method and apparatus
US7197655B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 26, 2003 |
| Grant date | Mar 27, 2007 |
| Priority date | — |
| Expiry date | Sep 18, 2024 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F1/3209
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Disclosed is an apparatus which places computer program instructions into instruction channels in accordance with predefined criteria such that at least some external event instructions are placed in a special “blocking channel.” The number of instructions, in a channel, is monitored in channel specific counters. When a computer processor is awaiting a response from an external entity event (in other words, is blocked from proceeding with the operation the PU is attempting), as signified by the blocking counter being at a predetermined value, the entire PU or at least processor auxiliary components that would be idle, such as math logic, while awaiting an external event response, are deactivated to save power until an awaited external event response is received.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.