Flash memory cell structure and operating method thereof
US7436707B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 6, 2005 |
| Grant date | Oct 14, 2008 |
| Priority date | — |
| Expiry date | May 17, 2027 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D64/035
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A flash memory cell structure has a substrate, a select gate, a first-type doped region, a shallow second-type doped region, a deep second-type doped region, and a doped source region. The substrate has a stacked gate. The select gate is formed on the substrate and adjacent to the stacked gate. The first-type ion formed region is doped in the substrate and adjacent to the select gate as a drain. The shallow second-type doped region is formed on one side of the first-type doped region below the stacked gate. The deep second-type doped region, which serves as a well, is formed underneath the first-type doped region with one side bordering on the shallow second-type doped region. The doped source region is formed on a side of the shallow second-type doped region as a source.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.