Terraced film stack
US7468533B2 · kind B2 · utility
0Cited by
1References
21Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 27, 2007 |
| Grant date | Dec 23, 2008 |
| Priority date | — |
| Expiry date | Mar 27, 2027 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10B12/482
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A process and apparatus directed to forming a terraced film stack of a semiconductor device, for example, a DRAM memory device, is disclosed. The present invention addresses etch undercut resulting from materials of different etch selectivity used in the film stack, which if not addressed can cause device failure.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.