Programmable low power modes for embedded memory blocks
US7498836B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Jan 4, 2006 |
| Grant date | Mar 3, 2009 |
| Priority date | — |
| Expiry date | Apr 4, 2026 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K17/005
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A PLD (700) includes a plurality of logic blocks (701), a plurality of high gating circuits (702) coupled between corresponding logic blocks (701) and a supply voltage (VDD), a plurality of low gating circuits (703) coupled between corresponding logic blocks (701) and ground potential, and a plurality of control circuits (704) to provide control signals (CTRL) to the gating circuits. Each gating circuit pair selectively reduces the operating voltage provided to a corresponding logic block by one or more diode voltage drops in response to the corresponding control signal, thereby allowing the operating voltage provided to each logic block to be dynamically adjusted during run time in response to the control signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.