Method for manufacturing a resistor random access memory with reduced active area and reduced contact areas
US7527985B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 24, 2006 |
| Grant date | May 5, 2009 |
| Priority date | — |
| Expiry date | Aug 13, 2027 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10N70/8836
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method for manufacturing a memory device comprises patterning a dielectric layer and a conductive layer to align near the center of the top surface of a first contact drain plug and near the center of the top surface of a second contact drain plug. A first electrode is formed on the right sidewalls of the patterned dielectric layer and the conductive layer. A sidewall insulating member has a first sidewall surface and a second sidewall surface where the first sidewall surface of the sidewall insulating member is in contact with a sidewall of the first electrode. A second electrode is formed by depositing an electrode layer overlying the top surface of the sidewall insulating member and the second sidewall of the insulating member and isotropically etching the electrode layer to form the second electrode.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.