Integration process flow for flash devices with low gap fill aspect ratio
US7541240B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 18, 2005 |
| Grant date | Jun 2, 2009 |
| Priority date | — |
| Expiry date | Apr 9, 2026 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L21/31111
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A non-volatile memory is formed having shallow trench isolation structures between floating gates and having control gates extending between floating gates where shallow trench isolation dielectric is etched. Control of etch depth is achieved using ion implantation to create a layer of dielectric with a high etch rate compared with the underlying dielectric. A conductive layer overlies the substrate during implantation. A substrate having small polysilicon features in a memory array and large polysilicon features in a peripheral area is accurately planarized using protrusions in the peripheral area and a soft chemical mechanical polishing step that stops when protrusions are removed.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.