Control of PCI memory read behavior using memory read alias and memory command reissue bits
US7657690B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 14, 2005 |
| Grant date | Feb 2, 2010 |
| Priority date | — |
| Expiry date | Nov 20, 2027 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/423
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method of controlling memory read behavior in PCI devices includes connecting a master PCI device to a PCI bus. The master PCI device is constructed and arranged to issue a Memory Read Line or a Memory Read Multiple initial command. A target PCI bridge device is connected to the PCI bus. The target PCI bridge device is constructed and arranged to prefetch data from host memory on behalf of the master PCI device and to store the prefetched data. A data transfer transaction is established between the master PCI device and the target PCI bridge device and prefetched data is stored at the target PCI bridge device. A bit is selectively preset in at least one of the PCI devices such that if a disconnect of the transaction occurs, the target PCI bridge device recognizes a subsequent request as a continuation of the initial request and sends prefetched data to the master PCI device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.