Testing pattern sensitive algorithms for semiconductor design
US7685544B2 · kind B2 · utility
0Cited by
6References
10Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Nov 29, 2007 |
| Grant date | Mar 23, 2010 |
| Priority date | — |
| Expiry date | May 1, 2028 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG03F1/36
- WIPO fieldOptics
- WIPO sectorInstruments
Abstract
A computer program product for generating test patterns for a pattern sensitive algorithm. The program product includes code for extracting feature samples from a layout design; grouping feature samples into clusters; selecting at least one area from the layout design that covers a feature sample from each cluster; and saving each pattern layout covered by the at least one area as test patterns.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.