Method and apparatus for accessing a multi-mode programmable resistance memory
US7808807B2 · kind B2 · utility
2Cited by
0References
22Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 13, 2008 |
| Grant date | Oct 5, 2010 |
| Priority date | — |
| Expiry date | Nov 15, 2028 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C2211/5641
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory is configurable among a plurality of operational modes and types of interfaces. The operational modes may dictate the number of storage levels to be associated with each cell within the memory's storage matrix. Individual operational modes may be matched to individual interfaces, operated one at a time or in parallel.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.