Row selector occupying a reduced device area for semiconductor memory devices
US7965561B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 8, 2007 |
| Grant date | Jun 21, 2011 |
| Priority date | — |
| Expiry date | Jun 11, 2028 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C8/10
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory device having a plurality of memory cells grouped in at least two memory sectors is disclosed. A first decoding circuit operable to receive address codes of the plurality of memory cells and to generate a plurality of decoding and selecting signals in response to the address codes. A plurality of second decoding circuits are coupled to the first decoding circuit and operable to generate driving signals for the memory cell address signal lines based at least in part on the plurality of decoding and selecting signals. A voltage shifting circuit is operable to generate a shift in the voltage of the plurality of decoding and selecting signals for generating a plurality of shifted voltage decoding and selecting signals and to provide the shifted decoding and selecting signals to the plurality of second decoding signals for generating the drive signals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.