Transaction based shared data operations in a multiprocessor environment
US7984248B2 · kind B2 · utility
17Cited by
20References
35Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 29, 2004 |
| Grant date | Jul 19, 2011 |
| Priority date | — |
| Expiry date | Jul 23, 2025 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/544
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The apparatus and method described herein are for handling shared memory accesses between multiple processors utilizing lock-free synchronization through transactional-execution. A transaction demarcated in software is speculatively executed. During execution invalidating remote accesses/requests to addresses loaded from and to be written to shared memory are track by a transaction buffer. If an invalidating access is encountered, the transaction is re-executed. After a pre-determined number of times re-executing the transaction, the transaction may be re-executed non-speculatively with locks/semaphores.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.