Patent · US Active

Reduced capacity carrier, transport, load port, buffer system

US8267634B2 · kind B2 · utility

12Cited by
42References
9Claims
0Family size

Assignee

Inventors

Key dates

Filing dateMay 11, 2007
Grant dateSep 18, 2012
Priority date
Expiry dateMay 11, 2027

Classification

  • Technology area (CPC H)Electricity
  • CPC primaryH01L21/67778
  • WIPO fieldSemiconductors
  • WIPO sectorElectrical engineering

Abstract

A semiconductor workpiece processing system having at least one processing apparatus for processing workpieces, a primary transport system, a secondary transport system and one or more interfaces between first transport system and second transport system. The primary and secondary transport systems each have one or more sections of substantially constant velocity and in queue sections communicating with the constant velocity sections.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.