Method and system for equivalence checking
US8285527B2 · kind B2 · utility
5Cited by
0References
15Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | May 24, 2010 |
| Grant date | Oct 9, 2012 |
| Priority date | — |
| Expiry date | Jan 29, 2031 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2119/06
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
As part of the design process it is required to design circuits in order to reduce their power consumption. This is typically done by enabling or disabling flip-flops (FFs), however, such change in the circuit requires certain verification. As sequential clock gating changes the state function it is necessary to perform a sequential equivalence checking (SEC) verification. Applying a full SEC may be runtime consuming and is not scalable for large designs. Methods to reduce the problem of verifying sequential clock gating by reducing the sequential problem into much smaller problem that can be easily solved is therefore shown.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.