Semiconductor package having electrical connecting structures and fabrication method thereof
US8390118B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 19, 2010 |
| Grant date | Mar 5, 2013 |
| Priority date | — |
| Expiry date | Jun 20, 2031 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/181
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A semiconductor package having electrical connecting structures includes: a conductive layer having a die pad and traces surrounding the die pad; a chip; bonding wires; an encapsulant with a plurality of cavities having a depth greater than the thickness of the die pad and traces for embedding the die pad and the traces therein, and the cavities exposing the die pad and the traces; a solder mask layer formed in the cavities and having a plurality of openings for exposing the trace ends and a portion of the die pad; and solder balls formed in the openings and electrically connected to the trace ends. Engaging the solder mask layer with the encapsulant enhances adhesion strength of the solder mask layer so as to prolong the moisture permeation path and enhance package reliability.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.