Method and system to combine multiple register units within a microprocessor
US8417922B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 2, 2006 |
| Grant date | Apr 9, 2013 |
| Priority date | — |
| Expiry date | Nov 12, 2027 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/30112
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and system to combine multiple register units within a microprocessor, such as, for example, a digital signal processor, are described. A first register unit and a second register unit are retrieved from a register file structure within a processing unit, the first register unit and the second register unit being non-adjacently located within the register file structure. The first register unit and the second register unit are further combined during execution of a single instruction to form a resulting register unit. Finally, the resulting register unit is stored within the register file structure for further processing. Alternatively, a first half word unit from the first register unit and a second half word unit from the second register unit are retrieved. The first half word unit and the second half word unit are further input into corresponding high and low portions of a resulting register unit to form the resulting register unit during execution of a single instruction. Finally, the resulting register unit is stored within the register file structure for further processing.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.