Apparatus and method for control processing in dual path processor
US8484442B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Dec 9, 2010 |
| Grant date | Jul 9, 2013 |
| Priority date | — |
| Expiry date | Dec 9, 2030 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3891
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computer processor comprises a decode unit and a processing channel. The decode unit decodes a stream of instruction packets from a memory, each instruction packet comprising a plurality of instructions. The processing channel comprises a plurality of functional units and operable to perform control processing operations. The decode unit is operable to receive and decode instruction packets of a bit length of 64 bits and to detect if the instruction packet defines three control instructions each having a length of 21 bits. The decode unit detects that the instruction packet comprises the three control instructions. The control instructions are supplied to the processing channel for execution in the order in which they appear in the instruction packet. The detection uses an identification bit in the instruction packet.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.