Distributed multi-core memory initialization
US8566570B2 · kind B2 · utility
4Cited by
10References
16Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Oct 10, 2012 |
| Grant date | Oct 22, 2013 |
| Priority date | — |
| Expiry date | Oct 10, 2032 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/4405
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In a system having a plurality of processing nodes, a control node divides a task into a plurality of sub-tasks, and assigns the sub-tasks to one or more additional processing nodes which execute the assigned sub-tasks and return the results to the control node, thereby enabling a plurality of processing nodes to efficiently and quickly perform memory initialization and test of all assigned sub-tasks.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.