Migrating execution of thread between cores of different instruction set architecture in multi-core processor and transitioning each core to respective on / off power state
US8615647B2 · kind B2 · utility
25Cited by
35References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jul 22, 2008 |
| Grant date | Dec 24, 2013 |
| Priority date | — |
| Expiry date | Jan 11, 2030 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02D30/50
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Techniques to control power and processing among a plurality of asymmetric cores. In one embodiment, one or more asymmetric cores are power managed to migrate processes or threads among a plurality of cores according to the performance and power needs of the system.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.