Method for wafer-level testing diced multi-chip stacked packages
US8703508B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Aug 14, 2012 |
| Grant date | Apr 22, 2014 |
| Priority date | — |
| Expiry date | Aug 14, 2032 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2225/06541
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
Disclosed is a method for wafer-level testing a plurality of diced multi-chip stacked packages. Each package includes a plurality of chips with vertically electrical connections such as TSVs. Next, according to a die-on-wafer array arrangement, the multi-chip stacked packages are fixed on a transparent reconstructed wafer by a photo-sensitive adhesive, and the packages are located within the component-bonding area of the wafer. Then, the transparent reconstructed wafer carrying the multi-chip stacked packages can be loaded into a wafer tester for probing. Accordingly, the wafer testing probers in the wafer tester can be utilized to probe the testing electrodes of the stacked packages so that it is easy to integrate this wafer-level testing method especially into TSV packaging processes.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.