Computer system for generating an integrated and unified view of IP-cores for hierarchical analysis of a system on chip (SoC) design
US8788993B2 · kind B2 · utility
1Cited by
18References
12Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Aug 7, 2013 |
| Grant date | Jul 22, 2014 |
| Priority date | — |
| Expiry date | Aug 7, 2033 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2115/08
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In order to realize some of the advantages described above, there is provided a computer system for verification of an intellectual property (IP) core in a system-on-chip (SoC). The system generates a plurality of verification specific abstracted views of the IP core, each of the plurality of verification specific abstracted views having a plurality of verification specific attributes at an input/output (I/O) interface of each of the abstracted view of the IP-core. A unified abstracted view of the IP-core is generated.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.