Method and apparatus to reduce memory read latency
US8880831B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | May 12, 2011 |
| Grant date | Nov 4, 2014 |
| Priority date | — |
| Expiry date | Mar 16, 2032 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/1689
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for training read latency of a memory are disclosed. A memory controller includes a command FIFO configured to convey commands to a memory, a data queue coupled to receive data from the memory, and a register configured to provide a value indicative of a number of cycles of a first clock signal after which data is valid. During a startup routine, the memory controller is configured to compare data received by the data queue to a known data pattern after a specified number of cycles of the first clock signal have elapsed. The memory controller is further to configured to decrement the first value and repeat conveying and comparing if the data received matches the data pattern. If the received data does not match the data pattern for any attempted read of the memory, the memory controller is configured to program a second value into the register.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.