Multiple data line memory and methods
US9093152B2 · kind B2 · utility
6Cited by
1References
36Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Oct 26, 2012 |
| Grant date | Jul 28, 2015 |
| Priority date | — |
| Expiry date | Jan 25, 2033 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/0002
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
Apparatuses and methods are disclosed, including an apparatus with rows of vertical strings of memory cells coupled to a common source and multiple data lines associated with each row of vertical strings. Each data line associated with a row is coupled to at least one of the vertical strings in the row. Additional apparatuses and methods are described.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.