Method and apparatus for performing compilation using multiple design flows
US9122826B1 · kind B1 · utility
0Cited by
44References
24Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Oct 11, 2013 |
| Grant date | Sep 1, 2015 |
| Priority date | — |
| Expiry date | Oct 11, 2033 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2117/08
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method for designing a system on a target device includes merging a netlist for a first partition of the system generated from a bottom-up design flow with a netlist for a second partition of the system from a top-down design flow to form a combined netlist, and performing fitting on the combined netlist.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.