Technique to share information among different cache coherency domains
US9946650B2 · kind B2 · utility
0Cited by
7References
24Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 29, 2016 |
| Grant date | Apr 17, 2018 |
| Priority date | — |
| Expiry date | Dec 29, 2036 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2213/0026
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A technique to enable information sharing among agents within different cache coherency domains. In one embodiment, a graphics device may use one or more caches used by one or more processing cores to store or read information, which may be accessed by one or more processing cores in a manner that does not affect programming and coherency rules pertaining to the graphics device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.