Patent · US Active

Nondeterministic memory access requests to non-volatile memory

US10482043B2 · kind B2 · utility

2Cited by
1References
20Claims
0Family size

Assignee

Inventors

Key dates

Filing dateJul 28, 2017
Grant dateNov 19, 2019
Priority date
Expiry dateOct 18, 2037

Classification

  • Technology area (CPC G)Physics
  • CPC primaryG06F13/1689
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

A memory module includes a memory, a cache to cache copies of information stored in the memory, and a controller. The controller is configured to access first data from the memory or the cache in response to receiving a read request from a processor. The controller is also configured to transmit a first signal a first nondeterministic time interval after receiving the read request. The first signal indicates that the first data is available. The controller is further configured to transmit a second signal a first deterministic time interval after receiving a first transmit request from the processor in response to the first signal. The second signal includes the first data. The memory module also includes a buffer to store a write request until completion and a counter that is incremented in response to receiving the write request and decremented in response to completing the write request.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.