Methods and apparatus to reduce defects in interconnects between semiconductor dies and package substrates
US12341117B2 · kind B2 · utility
0Cited by
0References
25Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Sep 24, 2021 |
| Grant date | Jun 24, 2025 |
| Priority date | — |
| Expiry date | Mar 30, 2042 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/3841
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
Methods and apparatus to reduce defects in interconnects between semiconductor dies and package substrates are disclosed. An apparatus includes a substrate and a semiconductor die mounted to the substrate. The apparatus further includes bumps to electrically couple the die to the substrate. Ones of the bumps have corresponding bases. The bases have a shape that is non-circular.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.