Polysilicon polish for patterning improvement
US5911111A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 2, 1997 |
| Grant date | Jun 8, 1999 |
| Priority date | — |
| Expiry date | Sep 2, 2017 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L21/28123
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A polishing process for polysilicon gate patterning improvement using standard patterning techniques in the manufacture of high performance metal oxide semiconductor (MOS) devices. The addition of a short silicon polish step, after deposition and before patterning of a polysilicon layer reduces the non-planarity normally associated with polysilicon. Polysilicon polishing removes the surface roughness in the polysilicon layer caused by the grain structure of polysilicon and the surface roughness due to the replication of the underlying topography of the isolation and substrate regions. The described method for removal of both types of surface roughness leaves the polysilicon layer planarized without increasing the defect level already associated with the manufacture of high performance MOS devices.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.