Delay locked loop for generating complementary clock signals

US6661265B2 · kind B2 · utility

Assignee

• Infineon Technologies AG · DE

Inventors

• Torsten Partsch · San Jose, US
• Thilo Marx · Villingen-Schwenningen, DE
• Patrick Heyne · Hersbruck, DE
• Thomas Hein · Hersbruck, DE

Key dates

• Filing date: Jun 24, 2002
• Grant date: Dec 9, 2003
• Expiry date: Jun 24, 2022

Classification

• Technology area (CPC H): Electricity
• CPC primary: H03K2005/00195
• WIPO field: Basic communication processes
• WIPO sector: Electrical engineering

Abstract

A delay locked loop has a delay unit with a delay time that can be controlled in a manner dependent on a control signal. In order to generate complementary delayed clock signals, provision is made of switching elements, which tap off the clock signal to be delayed along the series circuit of delay elements. Each of the delay elements has a series circuit of two inverters. One of the delayed clock signals is tapped off in each case at the output of the second of the inverters of the delay elements, and the complementary output signal from the delayed output signals is tapped off at the first of the inverters. What is thus made possible is that, disregarding the frequency of the clock signal to be delayed and the length of the delay time, the complementary delayed clock signals always have the same phase angle with respect to one another.