Method for supporting multi-level stripping of non-homogeneous memory to maximize concurrency
US6785785B2 · kind B2 · utility
114Cited by
11References
16Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jan 25, 2001 |
| Grant date | Aug 31, 2004 |
| Priority date | — |
| Expiry date | Mar 26, 2021 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C2029/0411
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computer system includes a plurality of memory modules that contain semiconductor memory, such as DIMMs. The system includes a host/data controller that utilizes an XOR engine to store data and parity information in a striped fashion on the plurality of memory modules to create a redundant array of industry standard DIMMs (RAID). The host/data controller also interleaves data on a plurality of channels associated with each of the plurality of memory modules.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.