Metal gates with low charge trapping and enhanced dielectric reliability characteristics for high-k gate dielectric stacks
US7611979B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 12, 2007 |
| Grant date | Nov 3, 2009 |
| Priority date | — |
| Expiry date | May 11, 2027 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/0212
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A multilayered gate stack having improved reliability (i.e., low charge trapping and gate leakage degradation) is provided. The inventive multilayered gate stack includes, from bottom to top, a metal nitrogen-containing layer located on a surface of a high-k gate dielectric and Si-containing conductor located directly on a surface of the metal nitrogen-containing layer. The improved reliability is achieved by utilizing a metal nitrogen-containing layer having a compositional ratio of metal to nitrogen of less than 1.1. The inventive gate stack can be useful as an element of a complementary metal oxide semiconductor (CMOS). The present invention also provides a method of fabricating such a gate stack in which the process conditions of a sputtering process are varied to control the ratio of metal and nitrogen within the sputter deposited layer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.