Current compliant sensing architecture for multilevel phase change memory
US7515461B2 · kind B2 · utility
Assignees
Inventors
Key dates
| Filing date | Jan 5, 2007 |
| Grant date | Apr 7, 2009 |
| Priority date | — |
| Expiry date | Jun 23, 2027 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C2213/79
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory device and a method of reading the same includes a phase change element having a data state associated therewith that features maintaining the consistency of the data state of the phase change element in the presence of a read current. The memory circuit includes a sense amplifier that defines a sensing node. Circuitry selectively places the bit line in data communication with the sensing node, defining a selected bit line. A current source produces a read current, and a switch selectively applies the read current to the sensing node. Logic is in electrical communication with the sensing node to control the total energy to which the phase change material is subjected in the presence of the read current so that the data state remains consistent.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.