Test structure for monitoring process characteristics for forming embedded semiconductor alloys in drain/source regions
US7713763B2 · kind B2 · utility
3Cited by
12References
11Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 3, 2008 |
| Grant date | May 11, 2010 |
| Priority date | — |
| Expiry date | Aug 15, 2028 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D84/038
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
By providing a test structure for evaluating the patterning process and/or the epitaxial growth process for forming embedded semiconductor alloys in sophisticated semiconductor devices, enhanced statistical relevance in combination with reduced test time may be accomplished.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.