Bi-layer gate cap for self-aligned contact formation
US9064801B1 · kind B1 · utility
Assignees
Inventors
Key dates
| Filing date | Jan 23, 2014 |
| Grant date | Jun 23, 2015 |
| Priority date | — |
| Expiry date | Jan 23, 2034 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/0275
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A method of forming a semiconductor structure includes forming a metal gate above a semiconductor substrate and gate spacers adjacent to the metal gate surrounded by an interlevel dielectric (ILD) layer. The gate spacers and the metal gate are recessed until a height of the metal gate is less than a height of the gate spacers. An etch stop liner is deposited above the gate spacers and the metal gate. A gate cap is deposited above the etch stop liner to form a bi-layer gate cap. A contact hole is formed in the ILD layer adjacent to the metal gate, the etch stop liner in the bi-layer gate cap prevents damage of the gate spacers during formation of the contact hole. A conductive material is deposited in the contact hole to form a contact to a source-drain region in the semiconductor substrate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.