FinFET structures having silicon germanium and silicon channels
US9093533B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 24, 2013 |
| Grant date | Jul 28, 2015 |
| Priority date | — |
| Expiry date | Aug 16, 2033 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D64/017
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
Silicon and silicon germanium fins are formed on a semiconductor wafer or other substrate in a manner that facilitates production of closely spaced nFET and pFET devices. A patterned mandrel layer is employed for forming one or more recesses in the wafer prior to the epitaxial growth of a silicon germanium layer that fills the recess. Spacers are formed on the side walls of the patterned mandrel layer followed by removal of the mandrel layer. The exposed areas of the wafer and silicon germanium layer between the spacers are etched to form fins usable for nFET devices from the wafer and fins usable for pFET devices from the silicon germanium layer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.