Integrating atomic scale processes: ALD (atomic layer deposition) and ALE (atomic layer etch)
US10515816B2 · kind B2 · utility
6Cited by
26References
18Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 14, 2018 |
| Grant date | Dec 24, 2019 |
| Priority date | — |
| Expiry date | Dec 14, 2038 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10N50/01
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
Methods are provided for integrating atomic layer etch and atomic layer deposition by performing both processes in the same chamber or reactor. Methods involve sequentially alternating between atomic layer etch and atomic layer deposition processes to prevent feature degradation during etch, improve selectivity, and encapsulate sensitive layers of a semiconductor substrate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.