Shallow source MOSFET
US7875541B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 22, 2009 |
| Grant date | Jan 25, 2011 |
| Priority date | — |
| Expiry date | Dec 22, 2029 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D64/663
Abstract
Fabricating a semiconductor device includes forming a hard mask on a substrate having a top substrate surface, forming a trench in the substrate through the hard mask, depositing gate material in the trench, where the amount of gate material deposited in the trench extends beyond the top substrate surface, and removing the hard mask to leave a gate having a gate top surface that extends substantially above the top substrate surface at least in center region of the trench opening, the gate having a vertical edge that includes an extended portion, the extended portion extending above the trench opening and being substantially aligned with the trench wall. It further includes implanting a body, implanting a plurality of source regions embedded in the body, forming a plurality of spacers that insulate the source regions from the gate, the plurality of spacers being situated immediately adjacent to the gate and immediately adjacent to respective ones of the plurality of source regions, wherein the plurality of spacers do not substantially extend into the trench and do not substantially extend over the trench, disposing a dielectric layer over the source, the spacers, the gate, and at le…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.